1/28 xc9250/xc9251 series 30v driver transistor built-in step-down dc/dc converters a pplications car navigation systems car audios industrial equipment features input voltage : 7 30 v fb voltage : 0.8v 2 oscillation frequency : 300khz, 500khz maximum output current : 2.0a control method : pwm (xc9250) pwm/pfm (xc9251) soft-start : external capacitor (set by external capacitor c) protection circuit : over current protection 3.2a (typ.) integral latch method (xc9250/51a) automatic recovery (xc9250/51b) thermal shutdown low esr ceramic capacitor : ceramic capacitor operating ambient temperature : -40 ~ +105 package : sop-8fd environmentally friendly : eu rohs compliant, pb free *performance depends on external components and wiring on the pcb. general description the xc9250/xc9251 series are 30v operation step-down dc/dc converter ics with an internal driver tr ansistor. the internal nch d river transistor is driven by bootstrap to achiev e a stable, high-efficiency power supply up to an output current of 2.0a. low esr ca pacitors such as ceramic capacitors can be used for the load capacitor (c l ). a 0.8v reference voltage source is incorporated in the ic, and the output voltage can be set to a value from 1.2v to 12.0v usin g external resistors (r fb1 , r fb2 ). 300khz or 500khz can be selected for the switching frequency. the generation of unneeded noise can be suppressed by synchronizi ng to an external clk in a range of 25% of the free running frequency using the sync pin. in automatic pwm/pfm control, the ic operates by pfm control when the load is light to ac hieve high efficiency over the fu ll load range from light to heavy. the soft start time can be set as desired by adding an external capacitance to the ss pin. with the built-in uvlo function, the driver transistor is forced off when input voltage becomes 4.5v or lower. internal protection circuits include over current protection, integral latch protec tion, short-circuit protection, and thermal shutdown circuits to enable safe use. etr05023-004 typical application circuit typical performance characteristics xc9250x085/xc9251x085 (v in =12v , v out =5v) 0 10 20 30 40 50 60 70 80 90 100 1 10 100 1000 10000 output current :i out [ma] efficiency :effi[%] xc9251 xc9250 l=15 h(clf12555-150m) , c in 1 =10 f( grm 32er71h106ka12l) , sbd=cms15, c l =22 f 2(grm32er71e226ke15l)
2/28 xc9250/xc9251 series block diagram 1) xc9250 series, type a * diodes inside the circuit are esd pr otection diodes and parasitic diodes. 2) xc9250 series, type b * diodes inside the circuit are esd pr otection diodes and parasitic diodes.
3/28 xc9250/xc9251 series block diagram (continued) 3) xc9251 series, type a * diodes inside the circuit are esd pr otection diodes and parasitic diodes. 4) xc9251 series, type b * diodes inside the circuit are esd pr otection diodes and parasitic diodes.
4/28 xc9250/xc9251 series product classification ordering information xc9250 ????? - pwm xc9251 ????? - pwm/pfm auto designator item symbol description a functional selection b refer to selection guide ? adjustable output voltage 08 output voltage can be adjusted in 1.2v to 12v 3 300khz oscillation frequency 5 500khz ? - (*1) package (order unit) qr-g sop-8fd (1,000/reel) (*1) the ?-g? suffix denotes halogen and antimony free as well as being fully rohs compliant. selection guide type current limitter latch protection chip enable uvlo a yes yes (*1) yes yes b yes no yes yes type thermal shutdown soft-start synchronized with external clock a yes yes yes b yes yes yes (*1) the over-current protection la tch is an integral latch type. pin configuration * the dissipation pad for this ic should be so lder-plated for mounting strength and heat dissipation. please refer to the reference m ount pattern and metal masking. the dissipation pad should be connected to the gnd (no. 6) pin.
5/28 xc9250/xc9251 series pin assignment pin number sop-8fd pin name functions 1 v in power input 2 ce chip enable 3 sync external clk sync pin 4 fb output voltage sense 5 ss soft-start adjustment 6 gnd ground 7 bst bootstrap 8 lx switching output function pin name signal status l stand-by h active ce open undefined state (*1) l h operates with internal clock frequency clk synchronizes with external clock signal sync open undefined state (*1) (*1) please do not leave the ce and sync pin open. absolute maximum ratings parameter symbol ratings units v in pin voltage v in -0.3 +36 v bst pin voltage v bst -0.3 or v lx -0.3 (*1) v lx +6.5 or +36 (*2) v fb pin voltage v fb -0.3 +6.5 v sync pin voltage v sync -0.3 +6.5 v ce pin voltage v ce -0.3 +36 v ss pin voltage v css -0.3 +6.5 v lx pin voltage v lx -0.3 v in +0.3 or +36 (*3) v lx pin current i lx 4.2 a 300 power dissipation pd 1500 (pcb mounted) mw surge voltage v surge 46 (*4) v operating ambient temperature topr -40 +105 storage temperature tstg -55 +125 ta = 2 5 * all voltages are described based on the gnd pin. (*1) the maximum value should be either -0.3 or v lx -0.3 in the lowest. (*2) the maximum value should be either v lx +6.5 or +36 in the lowest. (*3) the maximum value should be either v in +0.3 or +36 in the lowest. (*4) applied time Q 400ms
6/28 xc9250/xc9251 series electrical characteristics xc9250a/b083 parameter symbol conditions min. typ. max. units circuit fb voltage v fb1 v fb =0.816v 0.784v, v ss =6v, v fb voltage when lx pin oscillates 0.784 0.8 0.816 v fb voltage temperature characteristics ? v fb / ( ? topr ? v fb ) -40 Q topr Q 105 - 50 - ppm/ output voltage setting range v outset - 1.2 (*1) - 12 v - operating voltage range v in - 7 - 30 v - uvlo detect voltage v uvlo1 v in =4.9v 4.3v, v fb =0.65v, v ss =6v v in voltage when lx pin voltage changes from "h" level to "l" level 4.3 4.6 4.9 v uvlo release voltage v uvlo2 v in =4.7v 5.3v, v fb =0.65v, v ss =6v v in voltage when lx pin voltage changes from "l" level to "h" level 4.7 5.0 5.3 v quiescent current i q v in =v ce =30v, v fb =0.95v - 200 310 a stand-by current i stb v in =30v, v ce =0v, v ss =0v, v sync =0v - 0.01 0.1 a oscillation frequency f osc connected to external components, i out =300ma 270 300 330 khz external clock signal synchronized frequency syncosc connected to external components, i out =0ma f osc x0.75 f osc f osc x1.25 khz external clock signal duty cycle d sync connected to external components, i out =0ma 25 - 75 % maximum duty cycle d max v fb =0.65v 83 85 88 % minimum duty cycle d min v fb =0.95v - - 0 % lx sw on resistance r lx v fb =0.65v, v ss =6v - 0.3 0.6 ? current limit (*2) i lim v fb =0.65v, v ss =6v 2.4 3.2 - a latch time t lat xc9250a series only connected to external components, v fb =0.65v, v ss =6v 0.8 1.3 1.8 ms short detect voltage v short xc9250b series only, connected to external components, v fb =0.45v 0.35v, v ss =6v v fb voltage when oscillation frequency is decreased 0.35 0.40 0.45 v internal soft-start time t ss1 v ce =0 12v, v ss =6v, v fb =v fb1 0.9v time until lx pin oscillates 0.8 1.3 2.0 ms external soft-start time t ss2 v ce =0 12v, v ss =6v, v fb =v fb1 0.9v, c ss =0.01 f time until lx pin oscillates 9 15 24 ms efficiency (*3) effi connected to external components, i out =1a - 91 - % sync ?h? voltage v synch connected to external components, i out =0ma 1.5 - 6 v sync ?l? voltage v syncl connected to external components, i out =0ma - - 0.4 v sync ?h? current i synch v in =v ce =30v, v sync =6v, v fb =0.95v -0.1 0 0.1 a sync ?l? current i syncl v in =v ce =30v, v sync =0v, v fb =0.95v -0.1 0 0.1 a fb ?h? current i fbh v in =v ce =30v, v fb =6v, v ss =6v -0.1 0 0.1 v fb ?l? current i fbl v in =v ce =30v, v fb =0v, v ss =6v -0.1 0 0.1 v ce ?h? voltage v ceh v ce =1.0v 2.8v, v fb =0.65v, v ss =6v v ce voltage when lx pin voltage changes from "l" level to "h" 2.8 - 30 v ce ?l? voltage v cel v ce =2.8v 1.0v, v fb =0.65v, v ss =6v v ce voltage when lx pin voltage changes from "h" level to "l" - - 1 v ce ?h? current i ceh v in =v ce =30v, v fb =0.95v -0.1 0 0.1 a ce ?l? current i cel v in =30v, v ce =0v, v fb =0.95v -0.1 0 0.1 a thermal shutdown temperature t tsd junction temperature - 150 - - hysteresis width t hys junction temperature - 25 - - ta=25 note: unless otherwise stated, v in =v ce =12v, v sync =2v, v ss =2v external components: unless otherwise stated, l=22 h, c in =10 f, c l =47 f, c bst =1 f, r fb1 =2k ? , r fb2 =390 ? , c fb =10nf (*1) limited by a minimum on time of 0.22 s (typ.). (*2) current limit denotes the level of detection at peak of coil current. (*3) effi=[(output voltage output current)(inputvoltage input current)]100
7/28 xc9250/xc9251 series electrical characteristics (continued) xc9251a/b083 parameter symbol conditions min. typ. max. units circuit fb voltage v fb1 v fb =0.816v 0.784v, v ss =6v v fb voltage when lx pin oscillates 0.784 0.8 0.816 v fb voltage temperature characteristics ? v fb / ( ? topr ? v fb ) -40 Q topr Q 105 - 50 - ppm/ output voltage setting range v outset - 1.2 (*1) - v in -3 or 12 (*2) v - operating voltage range v in - 7 - 30 v - uvlo detect voltage v uvlo1 v in =4.9v 4.3v, v fb =0.65v, v ss =6v v in voltage when lx pin voltage changes from "h" level to "l" level 4.3 4.6 4.9 v uvlo release voltage v uvlo2 v in =4.7v 5.3v, v fb =0.65v, v ss =6v v in voltage when lx pin voltage changes from "l" level to "h" level 4.7 5.0 5.3 v quiescent current i q v in =v ce =30v, v fb =0.95v - 200 310 a stand-by current i stb v in =30v, v ce =0v, v ss =0v, v sync =0v - 0.01 0.1 a oscillation frequency f osc connected to external components, i out =300ma 270 300 330 khz external clock signal synchronized frequency syncosc connected to external components, i out =0ma f osc x0.75 f osc f osc x1.25 khz external clock signal duty cycle d sync connected to external components, i out =0ma 25 - 75 % maximum duty cycle d max v fb =0.65v 83 85 88 % minimum duty cycle d min v fb =0.95v - - 0 % lx sw on resistance r lx v fb =0.65v, v ss =6v - 0.3 0.6 ? pfm switch current i pfm connected to external components, i out =0ma 80 160 240 ma current limit (*3) i lim v fb =0.65v, v ss =6v 2.4 3.2 - a latch time t lat xc9251a series only, connected to external components, v fb =0.65v, v ss =6v 0.8 1.3 1.8 ms short detect voltage v short xc9251b series only, connected to external components, v fb =0.45v 0.35v, v ss =6v v fb voltage when oscillation frequency is decreased 0.35 0.40 0.45 v internal soft-start time t ss1 v ce =0 12v, v ss =6v, v fb =v fb1 0.9v time until lx pin oscillates 0.8 1.3 2.0 ms external soft-start time t ss2 v ce =0 12v, v ss =6v, v fb =v fb1 0.9v, c ss =0.01 f time until lx pin oscillates 9 15 24 ms efficiency (*4) effi connected to external components, i out =1a - 91 - % sync ?h? voltage v synch connected to external components, i out =0ma 1.5 - 6 v sync ?l? voltage v syncl connected to external components, i out =0ma - - 0.4 v sync ?h? current i synch v in =v ce =30v, v sync =6v, v fb =0.95v -0.1 0 0.1 a sync ?l? current i syncl v in =v ce =30v, v sync =0v, v fb =0.95v -0.1 0 0.1 a fb ?h? current i fbh v in =v ce =30v, v fb =6v, v ss =6v -0.1 0 0.1 v fb ?l? current i fbl v in =v ce =30v, v fb =0v, v ss =6v -0.1 0 0.1 v ce ?h? voltage v ceh v ce =1.0v 2.8v, v fb =0.65v, v ss =6v v ce voltage when lx pin voltage changes from "l" level to "h" 2.8 - 30 v ce ?l? voltage v cel v ce =2.8v 1.0v, v fb =0.65v, v ss =6v v ce voltage when lx pin voltage changes from "h" level to "l" - - 1 v ce ?h? current i ceh v in =v ce =30v, v fb =0.95v -0.1 0 0.1 a ce ?l? current i cel v in =30v, v ce =0v, v fb =0.95v -0.1 0 0.1 a thermal shutdown temperature t tsd junction temperature - 150 - - hysteresis width t hys junction temperature - 25 - - ta = 2 5 note: unless otherwise stated, v in =v ce =12v, v sync =2v, v ss =2v external components: unless otherwise stated, l=22 h, c in =10 f, c l =47 f, c bst =1 f, r fb1 =2k ? , r fb2 =390 ? , c fb =10nf (*1) limited by a minimum on time of 0.22 s (typ.). (*2) v in -3 or 12, whichever is lower. (*3) current limit denotes the level of detection at peak of coil current. (*4) effi= [( out p ut volta g e out p ut current ) ( in p utvolta g e in p ut current )] 100
8/28 xc9250/xc9251 series electrical characteristics (continued) xc9250a/b085 parameter symbol conditions min. typ. max. units circuit fb voltage v fb1 v fb =0.816v 0.784v, v ss =6v v fb voltage when lx pin oscillates 0.784 0.8 0.816 v fb voltage temperature characteristics ? v fb / ( ? topr ? v fb ) -40 Q topr Q 105 - 50 - ppm/ output voltage setting range v outset 1.2 (*1) - 12 v - operating voltage range v in 7 - 30 v - uvlo detect voltage v uvlo1 v in =4.9v 4.3v, v fb =0.65v, v ss =6v v in voltage when lx pin voltage changes from "h" level to "l" level 4.3 4.6 4.9 v uvlo release voltage v uvlo2 v in =4.7v 5.3v, v fb =0.65v, v ss =6v v in voltage when lx pin voltage changes from "l" level to "h" level 4.7 5.0 5.3 v quiescent current i q v in =v ce =30v, v fb =0.95v - 250 360 a stand-by current i stb v in =30v, v ce =0v, v ss =0v, v sync =0v - 0.01 0.1 a oscillation frequency f osc connected to external components, i out =300ma 450 500 550 khz external clock signal synchronized frequency syncosc connected to external components, i out =0ma f osc x0.75 f osc f osc x1.25 khz external clock signal duty cycle d sync connected to external components, i out =0ma 25 - 75 % maximum duty cycle d max v fb =0.65v 83 85 88 % minimum duty cycle d min v fb =0.95v - - 0 % lx sw on resistance r lx v fb =0.65v, v ss =6v - 0.3 0.6 ? current limit (*2) i lim v fb =0.65v, v ss =6v 2.4 3.2 - a latch time t lat xc9250a series only, connected to external components, v fb =0.65v, v ss =6v 0.4 0.7 1.0 ms short detect voltage v short xc9250b series only, connected to external components, v fb =0.45v 0.35v, v ss =6v v fb voltage when oscillation frequency is decreased 0.35 0.40 0.45 v internal soft-start time t ss1 v ce =0 12v, v ss =6v, v fb =v fb1 0.9v time until lx pin oscillates 0.4 0.7 1.2 ms external soft-start time t ss2 v ce =0 12v, v ss =6v, v fb =v fb1 0.9v, c ss =0.01 f time until lx pin oscillates 5 9 15 ms efficiency (*3) effi connected to external components, i out =1a - 91 - % sync ?h? voltage v synch connected to external components, i out =0ma 1.5 - 6 v sync ?l? voltage v syncl connected to external components, i out =0ma - - 0.4 v sync ?h? current i synch v in =v ce =30v, v sync =6v, v fb =0.95v -0.1 0 0.1 a sync ?l? current i syncl v in =v ce =30v, v sync =0v, v fb =0.95v -0.1 0 0.1 a fb ?h? current i fbh v in =v ce =30v, v fb =6v, v ss =6v -0.1 0 0.1 v fb ?l? current i fbl v in =v ce =30v, v fb =0v, v ss =6v -0.1 0 0.1 v ce ?h? voltage v ceh v ce =1.0v 2.8v, v fb =0.65v, v ss =6v v ce voltage when lx pin voltage changes from "l" level to "h" 2.8 - 30 v ce ?l? voltage v cel v ce =2.8v 1.0v, v fb =0.65v, v ss =6v v ce voltage when lx pin voltage changes from "h" level to "l" - - 1 v ce ?h? current i ceh v in =v ce =30v, v fb =0.95v -0.1 0 0.1 a ce ?l? current i cel v in =30v, v ce =0v, v fb =0.95v -0.1 0 0.1 a thermal shutdown temperature t tsd junction temperature - 150 - - hysteresis width t hys junction temperature - 25 - - ta=25 note: unless otherwise stated, v in =v ce =12v, v sync =2v, v ss =2v external components: unless otherwise stated, l=22 h, c in =10 f, c l =47 f, c bst =1 f, r fb1 =2k ? , r fb2 =390 ? , c fb =10nf (*1) limited by a minimum on time of 0.15 s (typ.). (*2) current limit denotes the level of detection at peak of coil current. (*3) effi=[(output voltage output current)(inputvoltage input current)]100
9/28 xc9250/xc9251 series electrical characteristics (continued) xc9251a/b085 parameter symbol conditions min. typ. max. units circuit fb voltage v fb1 v fb =0.816v 0.784v, v ss =6v v fb voltage when lx pin oscillates 0.784 0.8 0.816 v fb voltage temperature characteristics ? v fb / ( ? topr ? v fb ) -40 Q topr Q 105 - 50 - ppm/ output voltage setting range v outset 1.2 (*1) - v in -3 or 12 (*2) v - operating voltage range v in 7 - 30 v - uvlo detect voltage v uvlo1 v in =4.9v 4.3v, v fb =0.65v, v ss =6v v in voltage when lx pin voltage changes from "h" level to "l" level 4.3 4.6 4.9 v uvlo release voltage v uvlo2 v in =4.7v 5.3v, v fb =0.65v, v ss =6v v in voltage when lx pin voltage changes from "l" level to "h" level 4.7 5.0 5.3 v quiescent current i q v in =v ce =30v, v fb =0.95v - 250 360 a stand-by current i stb v in =30v, v ce =0v, v ss =0v, v sync =0v - 0.01 0.1 a oscillation frequency f osc connected to external components, i out =300ma 450 500 550 khz external clock signal synchronized frequency syncosc connected to external components, i out =0ma f osc x0.75 f osc f osc x1.25 khz external clock signal duty cycle d sync connected to external components, i out =0ma 25 - 75 % maximum duty cycle d max v fb =0.65v 83 85 88 % minimum duty cycle d min v fb =0.95v - - 0 % lx sw on resistance r lx v fb =0.65v, v ss =6v - 0.3 0.6 ? pfm switch current i pfm connected to external components, i out =0ma 80 160 240 ma current limit (*3) i lim v fb =0.65v, v ss =6v 2.4 3.2 - a latch time t lat xc9251a series only, connected to external components, v fb =0.65v, v ss =6v 0.4 0.7 1.0 ms short detect voltage v short xc9251b series only, connected to external components, v fb =0.45v 0.35v, v ss =6v v fb voltage when oscillation frequency is decreased 0.35 0.40 0.45 v internal soft-start time t ss1 v ce =0 12v, v ss =6v, v fb =v fb1 0.9v time until lx pin oscillates 0.4 0.7 1.2 ms external soft-start time t ss2 v ce =0 12v, v ss =6v, v fb =v fb1 0.9v, c ss =0.01 f time until lx pin oscillates 5 9 15 ms efficiency (*4) effi connected to external components, i out =1a - 91 - % sync ?h? voltage v synch connected to external components, i out =0ma 1.5 - 6 v sync ?l? voltage v syncl connected to external components, i out =0ma - - 0.4 v sync ?h? current i synch v in =v ce =30v, v sync =6v, v fb =0.95v -0.1 0 0.1 a sync ?l? current i syncl v in =v ce =30v, v sync =0v, v fb =0.95v -0.1 0 0.1 a fb ?h? current i fbh v in =v ce =30v, v fb =6v, v ss =6v -0.1 0 0.1 v fb ?l? current i fbl v in =v ce =30v, v fb =0v, v ss =6v -0.1 0 0.1 v ce ?h? voltage v ceh v ce =0.8v 2.8v, v fb =0.65v, v ss =6v v ce voltage when lx pin voltage changes from "l" level to "h" 2.8 - 30 v ce ?l? voltage v cel v ce =2.8v 0.8v, v fb =0.65v, v ss =6v v ce voltage when lx pin voltage changes from "h" level to "l" - - 1 v ce ?h? current i ceh v in =v ce =30v, v fb =0.95v -0.1 0 0.1 a ce ?l? current i cel v in =30v, v ce =0v, v fb =0.95v -0.1 0 0.1 a thermal shutdown temperature t tsd junction temperature - 150 - - hysteresis width t hys junction temperature - 25 - - ta = 2 5 note: unless otherwise stated, v in =v ce =12v, v sync =2v, v ss =2v external components: unless otherwise stated, l=22 h, c in =10 f, c l =47 f, c bst =1 f, r fb1 =2k ? , r fb2 =390 ? , c fb =10nf (*1) limited by a minimum on time of 0.15 s (typ.). (*2) v in -3 or 12, whichever is lower. (*3) current limit denotes the level of detection at peak of coil current. (*4) effi=[(output voltage output current)(inputvoltage input current)]100
10/28 xc9250/xc9251 series test circuits v in ce ss sync gnd bst lx fb v a v probe sbd 22h r fb1 r fb2 c fb a 1f 10f 47f v in ce ss sync gnd bst lx fb v v v probe a v 10f 0.01f 6v circuit circuit circuit
11/28 xc9250/xc9251 series test circuits (continued) circuit circuit
12/28 xc9250/xc9251 series typical application circuit typical examples manufacturer product number value clf12555-150m 15 h clf12555-220m 22 h tdk clf12555-330m 33 h l toho zinc tcm-0840-200 20 h c in1 murata grm32er71h106k 10 f/50v c in2 murata grm21bb31h105k 1 f/50v grm32er71a476k 47 f/10v murata grm32er71e226k 22 f/25v 2parallel c l panasonic 25svpd47m 47 f/25v, esr=30m ? sbd toshiba cms15 v f =0.58v (3a) c ss 0.01 f/10v (*1) c sync 1000pf/10v (*2) c bst 1 f/10v (*1) can also be used without c ss (ss pin open). when used without c ss , the ic starts at the soft start time set internally. (*2) can be used without c sync if the external clk synchronization function is not us ed. in this case, connect the sync pin to gnd in close proximity to the ic. |